mirrors/mch2022-template-app
1
0
Fork 1
mirror of https://github.com/badgeteam/mch2022-template-app.git synced 2024-12-22 23:26:36 +00:00
Code Issues Projects Releases Wiki Activity

Merge pull request #39 from badgeteam/renze/fpgatool

Browse source 
Add FPGA bitstream uploading tool
This commit is contained in:
Renze Nicolai 2022-05-18 22:58:46 +02:00 committed by GitHub
commit 44aa0c6855
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 33 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

33
fpga/fpga.py Normal file
View file

@ -0,0 +1,33 @@
#!/usr/bin/env python3
import binascii, serial, time, sys, argparse
parser = argparse.ArgumentParser(description='MCH2022 badge FPGA bitstream programming tool')
parser.add_argument("port", help="Serial port")
parser.add_argument("bitstream", help="Bitstream binary")
args = parser.parse_args()
with open(args.bitstream, "rb") as f:
bitstream = f.read()
port = serial.Serial(args.port, 921600, timeout=1)
print("Waiting for badge...")
while True:
data = port.read(4)
if (data == b"FPGA"):
break
port.write(b'FPGA' + (len(bitstream).to_bytes(4, byteorder='little')) + binascii.crc32(bitstream).to_bytes(4, byteorder='little'))
time.sleep(0.5)
sent = 0
print("Sending data", end="")
while len(bitstream) - sent > 0:
print(".", end="")
sys.stdout.flush()
txLength = len(bitstream)
if txLength > 2048:
txLength = 2048
port.write(bitstream[sent:sent + txLength])
time.sleep(0.05)
sent += txLength
port.close()
print("\n")