gstreamer/gst/gstarch.h
David Schleef 370c665fbd Add m68k support (from Debian bug report #172269)
Original commit message from CVS:
Add m68k support (from Debian bug report #172269)
2003-08-07 23:28:53 +00:00

205 lines
5.4 KiB
C

/* GStreamer
* Copyright (C) 1999,2000 Erik Walthinsen <omega@cse.ogi.edu>
* 2000 Wim Taymans <wtay@chello.be>
*
* gstarch.h: Architecture-specific inclusions
*
* This library is free software; you can redistribute it and/or
* modify it under the terms of the GNU Library General Public
* License as published by the Free Software Foundation; either
* version 2 of the License, or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* Library General Public License for more details.
*
* You should have received a copy of the GNU Library General Public
* License along with this library; if not, write to the
* Free Software Foundation, Inc., 59 Temple Place - Suite 330,
* Boston, MA 02111-1307, USA.
*/
#ifndef __GST_GSTARCH_H__
#define __GST_GSTARCH_H__
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
/***** Intel x86 *****/
#if defined(HAVE_CPU_I386) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__( "movl %0, %%esp\n" : : "r"(stackpointer) );
#define GST_ARCH_CALL(target) \
__asm__("call *%0" : : "r"(target) );
/* assuming the stackframe is 16 bytes */
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
/***** PowerPC *****/
#elif defined (HAVE_CPU_PPC) && defined(__GNUC__)
/* should bring this in line with others and use an "r" */
#define GST_ARCH_SET_SP(stackpointer) \
__asm__("lwz 1,%0" : : "m"(stackpointer))
#define GST_ARCH_CALL(target) \
__asm__( "mr 0,%0\n\t" \
"mtlr 0\n\t" \
"blrl" : : "r"(target) );
struct minimal_ppc_stackframe {
unsigned long back_chain;
unsigned long LR_save;
unsigned long unused1;
unsigned long unused2;
};
#define GST_ARCH_SETUP_STACK(sp) \
sp = ((unsigned long *)(sp)) - 4; \
((struct minimal_ppc_stackframe *)sp)->back_chain = 0;
/***** DEC[/Compaq/HP?/Intel?] Alpha *****/
#elif defined(HAVE_CPU_ALPHA) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__("bis $31,%0,$30" : : "r"(stackpointer));
#define GST_ARCH_CALL(target) \
__asm__( "bis $31,%0,$27\n\t" \
"jsr $26,($27),0" : : "r"(target) );
/* Need to get more information about the stackframe format
* and get the fields more correct. Check GDB sources maybe?
*/
struct minimal_stackframe {
unsigned long back_chain;
unsigned long LR_save;
unsigned long unused1;
unsigned long unused2;
};
#define GST_ARCH_SETUP_STACK(sp) \
sp = ((unsigned long *)(sp)) - 4; \
((struct minimal_stackframe *)sp)->back_chain = 0;
/***** ARM *****/
#elif defined(HAVE_CPU_ARM) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__( "mov sp, %0" : : "r"(stackpointer));
#define GST_ARCH_CALL(target) \
__asm__( "mov pc, %0" : : "r"(target) );
/* Need to get more information about the stackframe format
* and get the fields more correct. Check GDB sources maybe?
*/
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
/***** Sun SPARC *****/
#elif defined(HAVE_CPU_SPARC) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__( "ta 3\n\t" \
"mov %0, %%sp" : : "r"(stackpointer));
#define GST_ARCH_CALL(target) \
__asm__( "call %0,0\n\t" \
"nop" : : "r"(target) );
#define GST_ARCH_PRESETJMP() \
__asm__( "ta 3" );
/* Need to get more information about the stackframe format
* and get the fields more correct. Check GDB sources maybe?
*/
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
/***** MIPS *****/
#elif defined(HAVE_CPU_MIPS) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__("lw $sp,0(%0)\n\t" : : "r"(stackpointer));
#define GST_ARCH_CALL(target) \
__asm__("lw $25,0(%0)\n\t" /* call via $25 */ \
"jal $25\n\t" : : "r"(target));
/* assuming the stackframe is 16 bytes */
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
/***** HP-PA *****/
#elif defined(HAVE_CPU_HPPA) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__("copy %0,%%sp\n\t" : : "r"(stackpointer));
#define GST_ARCH_CALL(target) \
__asm__("copy %0,%%r22\n\t" /* set call address */ \
".CALL\n\t" /* call pseudo insn (why?) */ \
"bl $$dyncall,%%r31\n\t" : : "r"(target));
/* assume stackframe is 16 bytes */
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
/***** S/390 *****/
#elif defined(HAVE_CPU_S390) && defined(__GNUC__)
#define GST_ARCH_SET_SP(stackpointer) \
__asm__("lr 15,%0" : : "r"(stackpointer))
#define GST_ARCH_CALL(target) \
__asm__( "basr 14,%0" : : "a"(target) );
struct minimal_s390_stackframe {
unsigned long back_chain;
unsigned long reserved;
unsigned long greg[14];
double freg[4];
};
#define GST_ARCH_SETUP_STACK(sp) \
sp = ((unsigned long *)(sp)) - 24; \
((struct minimal_s390_stackframe *)sp)->back_chain = 0;
/***** M68K *****/
#elif defined(HAVE_CPU_M68K) && defined(__GNUC__)
/* From Matthias Urlichs <smurf@smurf.noris.de> */
#define GST_ARCH_SET_SP(stackpointer) \
__asm__( "move.l %0, %%sp\n" : : "r" (stackpointer))
#define GST_ARCH_CALL(target) \
__asm__( "jbsr (%0)" : : "r" (target))
#define GST_ARCH_SETUP_STACK(sp) sp -= 4
#elif defined(HAVE_MAKECONTEXT)
/* If we have makecontext(), we'll be using that. */
#define USE_MAKECONTEXT 1
#else
#error Need to know about this architecture, or have a generic implementation
#endif
#endif /* __GST_GSTARCH_H__ */